[cpp-threads] Brief tentative example x86 Implementation for C/C++Memory Model

[Peter Dimov]

> Seq_Cst Fence: MFENCE

I think that this is not yet officially guaranteed by Intel or AMD; I could 
find no definite statement on whether MFENCE instructions form a total 
order. A conservative implementation might opt to use a dummy LOCKed 
instruction instead.